IT 595 -
8-bit serial-in, serial or parallel-out shift register
Description
The IT595 is a high-speed Si-Gate CMOS device and is pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The IT595 is an 8-stage serial shift register with a storage register and 3-stage outputs. Shift registers and storage registers have separate clocks.
Data is shifted on the positive-going transitions of the SH_CP input. The data in each register is transferred to the storage register on a positive-going transition of the ST_CP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.
The shift register has a serial input (DS) and a serial standard output (Q7 ') for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.
Features
-
8-bit serial input
-
8-bit serial or parallel output <±2%
-
Output
Storage register with 3-state outputs
-
Shift register with direct clear
-
100 MHz (typical) shift out frequency
-
2V ~ 5.5V Supply Voltage
|
Technology
Information:
Data
Sheet
Package: SOP16
Other Products
|
|