



**8-bit serial-in, serial or parallel-out shift register with output latches; 3-state**

**FEATURES**

- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-state outputs
- Shift register with direct clear
- 100 MHz (typical) shift out frequency
- ESD protection :  
HBM EIA/JESD22-A114-A exceeds 2000V  
MM EIA/JESD22-A115-A exceeds 200V

**APPLICATIONS**

- Serial-to-parallel data conversion
- Remote control holding register

**DESCRIPTION**

The IT595 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The IT595 is an 8-stage serial shift register with a storage register and 3-stage outputs. The shift register and storage register have separate clocks.

Data is shifted on the positive-going transitions of the SH\_CP input. The data in each register is transferred to the storage register on a positive-going transition of the ST\_CP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.

The shift register has a serial input (DS) and a serial standard output (Q7') for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.

**QUICK REFERENCE DATA**

GND = 0 V ; T<sub>amb</sub> = 25°C ; t<sub>r</sub>=t<sub>f</sub>=6ns.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
			IT595	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay SH_CP to Q7'	C <sub>L</sub> = 50pF ; V <sub>CC</sub> =4.5V	13	ns
	SH_CP to Qn		12	ns
	$\overline{MR}$ to Q7'		14	ns
f <sub>max</sub>	maximum clock frequency SH_CP and ST_CP		100	MHz
C <sub>I</sub>	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	115	pF

**Notes**

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW)

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$$

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in PF;

V<sub>CC</sub> = supply voltage in Volts;

N = total load switching outputs,

$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

2. For IT595 the condition is V<sub>I</sub> = GND to V<sub>CC</sub>.

## FUNCTION TABLE

See note 1.

INPUT					OUTPUT		FUNCTION
SH_CP	ST_CP	$\overline{OE}$	$\overline{MR}$	DS	Q7'	Qn	
X	X	L	L	X	L	n.c.	a LOW level on $\overline{MR}$ only affects the shift registers
X	↑	L	L	X	L	L	empty shift register loaded into storage register
X	X	H	L	X	L	Z	shift register clear; parallel outputs in high-impedance OFF-state
↑	X	L	H	H	Q6'	n.c.	logic high level shifted into shift register stage 0; contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6') appears on the serial output (Q7')
X	↑	L	H	X	n.c.	Qn'	contents of shift register stages (internal Qn') are transferred to the storage register and parallel output stages
↑	↑	L	H	X	Q6'	Qn'	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

## Note

- H = HIGH voltage level;  
L = LOW voltage level;  
↑ = LOW-to-HIGH transition;  
Z = high-impedance OFF-stage;  
n.c. = no change;  
X = don't care.

PINNING

PIN	SYMBOL	DESCRIPTION
1	Q1	parallel data output
2	Q2	parallel data output
3	Q3	parallel data output
4	Q4	parallel data output
5	Q5	parallel data output
6	Q6	parallel data output
7	Q7	parallel data output
8	GND	ground (0 V)
9	Q7'	serial data output
10	$\overline{MR}$	master reset (active LOW)
11	SH_CP	shift register clock input
12	ST_CP	storage register clock input
13	$\overline{OE}$	output enable (active LOW)
14	DS	serial data input
15	Q0	parallel data output
16	V <sub>cc</sub>	positive supply voltage




Fig.1 Pin configuration




Fig.2 Logic symbol




Fig.3 Timing diagram

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	IT595			UNIT
			MIN.	TYP.	MAX.	
$V_{CC}$	supply voltage		2.0	5.0	6.0	V
$V_I$	input voltage		0		$V_{CC}$	V
$V_O$	output voltage		0		$V_{CC}$	V
$T_{amb}$	ambient temperature		-40		+125	°C
$t_r, t_f$	input rise and fall time	$V_{CC}=2.0V$	-	-	1000	ns
		$V_{CC}=4.5V$	-	6.0	500	ns
		$V_{CC}=6.0V$	-	-	400	ns

## LIMITED VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are reference to GND (ground = 0 V)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{CC}$	supply voltage		-0.5	+7.0	V
$I_{IK}$	input diode current	$V_I < -0.5 V$ to $V_I > V_{CC} + 0.5V$	-	$\pm 20$	mA
$I_{OK}$	output diode current	$V_I < -0.5 V$ to $V_I > V_{CC} + 0.5V$		$\pm 20$	mA
$I_O$	output source or sink current	$V_O = -0.5 V$ to $V_{CC} + 0.5V$	-	$\pm 25$	mA
		Q7' standard output Qn bus driver outputs	-	$\pm 35$	mA
$I_{CC}, I_{GND}$	$V_{CC}$ or GND current		-	$\pm 70$	mA
$T_{stg}$	storage temperature		-65	+150	°C
$P_{tot}$	power dissipation	$T_{amb} = -40$ to $+125^\circ C$ ; note 1	-	500	mW

## DC CHARACTERISTICS

Type IT595

At recommended operating conditions; voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT		
		OTHER	V <sub>CC</sub> (V)						
T <sub>amb</sub> = -40 to +120°C									
V <sub>IH</sub>	HIGH-level		2.0	1.5	-	-	V		
			4.5	3.15	-	-	V		
			6.0	4.2	-	-	V		
V <sub>IL</sub>	LOW-level input voltage		2.0	-	-	0.5	V		
			4.5	-	-	1.35	V		
			6.0	-	-	2.5	V		
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>							
		all outputs I <sub>O</sub> = -20μA	2.0	1.9	2.0	-	V		
			4.5	4.4	4.5	-	V		
			6.0	5.9	6.0	-	V		
		Q7' standard output I <sub>O</sub> = -4.12mA I <sub>O</sub> = -5.57mA	4.5	-	4.12	-	V		
			6.0	-	5.57	-	V		
		Qn bus driver outputs I <sub>O</sub> = -4.32 mA I <sub>O</sub> = -5.69 mA	4.5	-	4.32	-	V		
			6.0	-	5.69	-	V		
		V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
				all outputs I <sub>O</sub> = 20μA	2.0	-	0	0.1	V
					4.5	-	0	0.1	V
					6.0	-	0	0.1	V
Q7' standard output I <sub>O</sub> = 4.7mA I <sub>O</sub> = 6.1mA	4.5			-	0.33	-	V		
	6.0			-	0.33	-	V		
Qn bus driver outputs I <sub>O</sub> = 8 mA I <sub>O</sub> = 9.3 mA	4.5			-	0.33	-	V		
	6.0			-	0.33	-	V		
I <sub>LI</sub>	input leakage current			V <sub>I</sub> = V <sub>CC</sub> or GND	6.0	-	-	±2	μA
I <sub>OZ</sub>	3-state output OFF-state current			V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND	6.0	-	-	±5	μA
I <sub>CC</sub>	quiescent supply current			V <sub>I</sub> = V <sub>CC</sub> or GND I <sub>O</sub> = 0	6.0	-	-	80	μA



## AC CHARACTERISTICS

Family IT595



GND = 0 V ;  $t_r = t_f = 6\text{ns}$ ;  $C_L = 50\text{pF}$ 


SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
		WAVEFORMS	V <sub>CC</sub> (V)				
T <sub>amb</sub> = 25 °C							
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay SH_CP to Q7'	see Fig.4	2.0	-	24	60	ns
			4.5	-	13	18	ns
			6.0	-	12	16	ns
	propagation delay ST_CP to Qn	see Fig.5	2.0	-	27	52	ns
			4.5	-	12	22	ns
			6.0	-	11	114	ns
t <sub>PHL</sub>	propagation delay to MR Q7'	see Fig.7	2.0	-	32	-	ns
			4.5	-	14	-	ns
			6.0	-	13	-	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time to $\overline{\text{OE}}$ Qn	see Fig.8	2.0	-	47	76	ns
			4.5	-	17	24	ns
			6.0	-	14	22	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output $\overline{\text{OE}}$ disable time to Qn	see Fig.8	2.0	-	40	74	ns
			4.5	-	14	22	ns
			6.0	-	12	20	ns
t <sub>w</sub>	shift clock pulse width HIGH or LOW	see Fig.4	2.0	75	17	-	ns
			4.5	15	4	-	ns
			6.0	13	3	-	ns
	storage clock pulse width HIGH or LOW	see Fig.5	2.0	75	17	-	ns
			4.5	15	4	-	ns
			6.0	13	3	-	ns
	master reset pulse width LOW	see Fig.7	2.0	75	17	-	ns
			4.5	15	6	-	ns
			6.0	13	5	-	ns
t <sub>su</sub>	set-up time DS to SH_CP	see Fig.6	2.0	50	11	-	ns
			4.5	10	5	-	ns
			6.0	9	5	-	ns
	set-up time SH_CP to ST_CP	see Fig.5	2.0	75	22	-	ns
			4.5	15	8	-	ns
			6.0	14	7	-	ns
t <sub>h</sub>	hold time DS to SH_CP	see Fig6	2.0	10	5	-	ns
			4.5	10	5	-	ns
			6.0	10	5	-	ns

## AC WAVEFORMS










$V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$

Fig. 8 Waveforms showing the 3-state enable and disable times for input  $\overline{OE}$



Definitions for test circuit :

$R_L$  = Load resistor

$C_L$  = Load capacitance including jig and probe capacitance.

$R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator

TEST	SWITCH
$t_{PLH} / t_{PHL}$	open
$t_{PLZ} / t_{PZL}$	$V_{CC}$
$t_{PHZ} / t_{PZH}$	GND

Fig. 9 Test circuit for 3-state outputs

PACKAGE OUTLINES

SOP16L

